

Introduction

- The field effect transistor(FET) is a unipolar device because, unlike **bipolar transistor** that use both electron and hole current, they operate only with one type of charge carrier.

(BJT)

(FET)

- The two main types of FETs are the junction field effect transistor(JFET) and the metal oxide semiconductor field effect transistor(MOSFET).

2가

(JFET)

(MOSFET)가

- The BJT is a current-controlled device; that is, the base current controls the amount of collector current.

BJT

가

- On the contrary, the FET is a voltage-controlled device, where the voltage between two of the terminals(gate and source) controls the current through the device.

, FET

(V_{GS})


(I_D)

(Junction field effect transistor)

- Figure 1-32(a) shows the basic structure of an n -channel junction field effect transistor(JFET).

1-32(a) n

(JFET)



(a) n channel

(b) p channel

Figure 1-32. A representation of the basic structure of the two types of JFET.

1-9.

(Field effect transistor)

- Wire leads are connected to each end of the n -channel; the **drain** is at the upper end, and the **source** is at the lower end.

n

- Two p -type regions are diffused in the n -type material to form a channel, and both p -type regions are connected to the **gate** lead.

p

n

p

- A p -channel JFET is shown in Figure 1-32(b).

p

JFET

1-32(b)

- The schematic symbols for both n -channel and p -channel JFETs are shown in Figure 1-33.

n

p

JFET

1-33

- Notice that the arrow on the gate points "**in**" for n -channel and "**out**" for p -channel.

가 n

, p

1-9.

(Field effect transistor)




Figure 1-33. *JFET schematic symbols.*

JFET (JFET basic operation)

- To illustrate the operation of a JFET, Figure 1-34 shows bias voltages applied to an n-channel device.

JFET

1-34

가 n






Figure 1-34. A biased n-channel JFET.

- V_{DS} is a drain-to-source voltage and supplies current from drain to source.
 V_{DS} , (I_D) .
- V_{GS} sets the reverse-bias voltage between the gate and the source, as shown.
 V_{GS} .
- *The JFET is always operated with the gate-source pn junction reverse-biased.*
 JFET - pn .
- Reverse-biasing of the gate-source junction with a negative gate voltage produces a depletion region along the pn junction, which extends into the n channel and thus increases its resistance by restricting the channel width.
 (-) - pn
 n , n
 가 .
- The channel width and thus the channel resistance can be controlled by varying the gate voltage, thereby controlling the amount of drain current, I_D .
 I_D 가 .

- Figure 1-35 illustrates this concept.
1-35




(a) JFET biased for conduction



(b) Greater V_{GS} narrows the channel which increases the resistance of the channel and decreases I_D .

Figure 1-35. Effect of V_{GS} on channel width, resistance, and drain current.


- The white areas represent the depletion region created by the reverse bias.



(c) Less V_{GS} widens the channel which decreases the resistance of the channel and increases I_D .

It is wider toward the drain end of the channel because the reverse-bias voltage between the gate and the drain is greater than that between the gate and the source.

$$\begin{matrix} (V_{GD}) \\ (V_{GS}) \end{matrix}$$





가

Figure 1-35. Effect of V_{GS} on channel width, resistance, and drain current.

JFET (JFET characteristics)

- First, let's consider the case where the gate-source voltage is zero ($V_{GS}=0$).

1-36

 $(V_{GS}) = 0$ (a) JFET with $V_{GS}=0$ and a variable V_{DS} 

(b) Drain characteristics curve

Figure 1-36. The drain characteristics curve of a JFET for $V_{GS}=0$ showing pinch-off.

- As V_{DS} is increased from zero, I_D will increase proportionally through the n-type material, as shown in the graph of Figure 1-36(b) between points A and B.

V_{DS} 가 가 I_D 1-36(b) A, B
가 .

- In this region, the channel resistance is essentially constant because the depletion region is not large enough to have significant effect.

가

- This is called the **ohmic region** because V_{DS} and I_D are related by Ohmic' law.

V_{DS} I_D 가 .

- As V_{DS} increases from point B to C, the reverse-bias voltage from gate to drain(V_{GD}) produces a depletion region large enough to offset the increase in V_{DS} , thus keeping I_D relatively constant.


V_{DS} 가 가 (B C), V_{GD} V_{DS} 가
 I_D .

- For $V_{GS}=0[V]$, the value of V_{DS} at which I_D becomes essentially constant is the **pinch-off voltage**.


$V_{GS}=0[V]$, I_D 가 V_{DS}
(V_P) .

- Now, let's connect a bias voltage, V_{GS} , as shown in Figure 1-36(a).

V_{GS} 가 1-37 가



(a) JFET biased $V_{GS} = -1[V]$



(b) Family of drain characteristics curve

Figure 1-37. The drain characteristics curve of a JFET for $V_{GS} = 0$ showing pinch-off.

- As V_{GS} is set to increasingly more negative values, a family of drain characteristic curves is produced, as shown in Figure 1-37(b).

V_{GS} 가 가 (-) , 1-37(b)

- I_D decreases as the magnitude of V_{GS} is increased to larger negative values because of the narrowing of the channel.

I_D V_{GS} 가

- Also, for each increase in V_{GS} , the JFET reaches pinch-off at value of V_{DS} less than V_P .

V_{GS} 가 가 , JFET V_P V_{DS}

- So, the amount of drain current(I_D) is controlled by V_{GS} .

(I_D) - (V_{GS})

- The value of V_{GS} that makes I_D approximately zero is the cutoff voltage, $V_{GS(off)}$.

I_D 0 V_{GS} , $V_{GS(off)}$

- The JFET must be operated between $V_{GS}=0[V]$ and $V_{GS(off)}$.

JFET V_{GS} 가 0[V] $V_{GS(off)}$

- For this range of V_{GS} , I_D will vary from a maximum of $I_{D(sat)}$ to a minimum of almost 0.

V_{GS} , I_D $I_{D(sat)}$ 0

(Metal-Oxide-Semiconductor FET)

- The MOSFET differ from the JFET in that it has no pn junction structure; instead, the gate of the MOSFET is insulated from the channel by a silicon dioxide(SiO_2) layer.

MOSFET pn
, MOSFET

가
 SiO_2

JFET




Figure 1-38. Representation of the basic structure of D-MOSFET.

MOSFET(Depletion MOSFET, D-MOSFET)

- One type of MOSFET is the depletion MOSFET(D-MOSFET) and Figure 1-38 illustrates its basic structure.

MOSFET

MOSFET(D-MOSFET)가

,

1-38

- The drain and source are diffused into the substrate material and then connected by a narrow channel adjacent to the insulated gate.

, SiO_2

- The p-channel operation is the same, except the voltage polarities are opposite those of the n-channel.

p

가

n

- The D-MOSFET can be operated in either of two modes - **the depletion mode or the enhancement mode.**

D-MOSFET

가

,

가

,

.

- Since the gate is insulated from channel, either a positive or a negative gate voltage can be applied.

, (+) (-) 가

- The n-channel MOSFET operates in the depletion mode when a negative V_{GS} is applied and in the enhancement mode when a positive V_{GS} is applied.

n MOSFET (-) V_{GS} 가 가 , (+) V_{GS} 가 가

- These devices are generally operated in the depletion mode.
- Visualize the gate as one plate of a parallel-plate capacitor and the channel as the other plate.
- The SiO_2 insulating layer is the dielectric.

SiO_2

- With a negative gate voltage, the negative charges on the gate repel conduction electrons from the channel, leaving positive ions in their place.

(-) 가 ,

- Thereby, the n-channel is depleted of some of its electrons, thus decreasing the channel conductivity.

n 가 .

- The greater the negative voltage on the gate, the greater the depletion of n-channel electrons.

가 (-) 가 n .

- At a sufficiently negative V_{GS} , the channel is totally depleted and the drain current is zero.

(-) V_{GS} 가 가 , $I_D = 0$. $\langle V_{GS(off)} \rangle$

- This depletion mode is illustrated in Figure 1-39(a).

D-MOSFET

1-39(a)

1-9.

(Field effect transistor)




Figure 1-39. Operation of n-channel D-MOSFET.

- With a positive gate voltage, more conduction electrons are attracted into the channel, thus enhancing the channel conductivity, as illustrated in Figure 1-39(b).

(+)

가

,

1-39(b)

가

.< 가


D-MOSFET>

Figure 1-40. *D-MOSFET schematic symbols.*

가 MOSFET(Enhancement MOSFET, E-MOSFET)

- The E-MOSFET operates only in the enhancement mode and has no depletion mode.

E-MOSFET

가




Figure 1-41. E-MOSFET construction and operation(n-channel).

- It differs in construction from the D-MOSFET in that it has no structural channel.

E-MOSFET

가

D-MOSFET

가

- For an n-channel device, a positive gate voltage above a threshold value **induces** a channel by creating a thin layer of negative charges in the substrate region adjacent to the SiO_2 layer, as shown in Figure 1-41(b).

n

(+)

가

1-41(b)

 SiO_2

(-)

()

- The conductivity of the channel is enhanced by increasing the V_{GS} and thus pulling more electrons into the channel area.

 V_{GS}

가

- For any gate voltage below the threshold value, there is no channel.

- The schematic symbols for the n-channel and p-channel E-MOSFETs are shown in Figure 1-42.

n

p

E-MOSFET

1-42




Figure 1-42. *E-MOSFET schematic symbols.*

- The conventional enhancement MOSFETs have a long thin lateral channel as shown in structural view in Figure 1-43.

가 MOSFET 1-43

This results in a relatively high drain-to-source resistance and limited the E-MOSFET to low power applications.

E-MOSFET

1-9.

(Field effect transistor)




Figure 1-43. *Cross section of conventional E-MOSFET structure.*