

Memory (DRAM) World in the Next Decade

May 07, 2003

Changhyun Kim



***Memory Division
Device Solution Network Business***

031-208-6019

Chang.kim@samsung.com

Contents

1. Introduction

- **MOS Memory**
- **State-of-the-art Memory**

2. DRAM Introduction & Chip Operation

3. Memory Technology Trend

- **High Density Approach**
- **High Speed Approach**
- **Low Power Approach**

4. Challenges for High Performance DRAM


5. Conclusions



Semiconductor & Memory


- => (Semi-Conductor)
 - 가 가 , .
- Memory
 - DRAM, SRAM, NVM
- :
 - Megabit, Mbit= 1024×1024 bit = 1,048,576 bit ()
 - Gigabit, Gbit= $1024 \times 1024 \times 1024$ bit = 1,073,741,824 bit ()
- - 10 Mbit: Book, 1 min CD Audio, 1/4 sec HDTV
 - 1 Gbit: Encyclopedia, 2 hrs CD Audio, 30 sec HDTV

Semiconductor Technology Trend



MOS Memory

MOS Memory Tree



MOS Memory Comparison

- **DRAM** (Dynamic Random Access Memory)
- **SRAM** (Static Random Access Memory)
- **NVM** (Non-Volatile Memory)


	DRAM	SRAM	NVM
Cell Structure Norm. size	1Tr.+1Cap. 1.0x	6Tr. or 4Tr.+2R 3.0x	1Tr. 0.6x
Power for data Refresh Addressing Density Access speed (Read/Write) Power(standby)	Required Required Multiplexing High 50ns/50ns ~200 μ A	Required None Non-Mux Low 50ns/50ns (5ns/5ns) 10 μ A	None None Non-Mux Very high 50ns/50 μ s ~10 μ A
Application	Main memory, Graphics	Buffer Cache	Bios, Card, File memory

State-of-the-Art Memory

- ***High Density***
- ***High Speed***

0.09um 2Gb NAND Flash (1.45Gb/cm²)


Highest Bit Density NVM



Process Technology	90nm triple-well, 1-W, 1-AI CMOS
Tunnel Oxide	7.0nm
Effective Cell Size	0.044mm ²
Chip Size	141mm ²
Block Erase Time	2ms(typ.)
Page Program Time	300ms(typ.)


0.08um 16Gbit DRAM (1.25Gb/cm²=8Gb/in²)

Highest Bit Density DRAM





Cell Size = ~0.056mm²

1.57GHz 576Mb RDRAM



- 0.12 μ m, Triple-metal CMOS
- Chip Size = 157.6 mm²
- Vcc/VCCA = 2.5V/2.0V
- 4i Bank, 2KB Page
- Package: 92Ball WBGA



Present Memory Trend

Memory Density Aspect

- Quadrupled in every three years (Moore's law)
- DRAM: 512Mbit (150 mm²) ~ 4Gbit (645 mm²)
 - Bit density = **340~635 Mbit/cm²**
- SRAM: 16Mbit (128 mm²) = **12.5 Mbit/cm²**
- NVM: 1Gbit Flash (132 mm²) ~ 2Gbit (141 mm²)
 - Bit density = **776~1450 Mbit/cm²**
- FRAM: 4Mbit (118 mm²) => **34 Mbit/cm²**

Memory Speed Aspect (Data Transfer Rate)


- DRAM: 100 ~ 800 MHz
- SRAM: 200 ~ 300 MHz
- NVM: 20 ~ 50 MHz

Memory Power Aspect


- DRAM: 0.20 ~ 1.40 W/chip
- SRAM: 0.75 ~ 1.25 W/chip
- NVM: 0.01 ~ 0.10 W/chip

DRAM Introduction & Chip Operation

Functional Block Diagram of SDRAM




DRAM Chip Architecture & Operation




DRAM Sensing Operation

1/2V_{CC} sensing scheme




Timing Diagram (for cell data = 1)



Sensing Margin of DRAM





Sensing margin: Charge conservation law

- **High sensing margin (Data 1=Vcc):**
 - $V_{BL1} = (V_{Cell} - V_{BL}) / (1 + C_B / C_S) = (V_{CC} - V_{BL}) / (1 + C_B / C_S)$
- **Low sensing margin (Data 0=GND):**
 - $V_{BL0} = V_{BL} / (1 + C_B / C_S)$




Chip Architecture Example: Folded BL

$4F \times 2F = 8F^2$



CASE-A (Area efficient type)




CASE-B (Speed & power efficient type)



Chip Architecture Example-1

1. 1M DRAM (8F², F=0.25um)



1) Chip Size

X	Y
CELL ARRAY = 0.5um x 1K Pair = 1.0mm	CELL ARRAY = 1um x 0.5K = 0.5mm
WL Driver = 50um	BL Sense AMP. = 50um
	Peri Circuit = 450um
Total = 1.05mm	Total = 1.0mm

$$= 1.05\text{mm} \times 1.0\text{mm} = 1.05\text{mm}^2$$

2) Cell Efficiency

$$= [(1.0\text{mm} \times 0.5\text{mm}) / (1.05\text{mm} \times 1.0\text{mm})] \times 100 = 47.6\%$$

Chip Architecture Example-2

3) Word Line RC Estimation (1KCell/WL)

WL	WL cap.
- 1Cell WL : 15 ohm	- 1Cell WL CAP : 0.3fF
- WL CELL Unit : 2K	- WL CELL Unit : 2K
- Total = 30K ohm	- Total Cap =0.6pF

- WL RC time constant () = 30K ohm x 0.6pF = 18ns

4) Delta VBL Estimation (512Cell/BL)

- Cell Cap(CS) : 0.03pF	- ARRAY (VCCA) : 2.0V
- 1Cell BL Cap : 0.5fF	- BL Precharge (VBL) : 1.0V
- BL CELL Unit : 0.5K	- BL Active : 100ns
- Total BL Cap(CB) : 0.25pF	

- Delta VBL (DATA' 1) = $(VCCA - VBL) / (1 + CB/CS)$
 $= (2.0V - 1.0V) / (1 + 0.25pF/0.03pF)$
 $= 107mV$

5) BL Sensing Current Estimation

- BL Current = $(CB \times VBL \times 1K \text{ BL Pair}) / \text{BL Active}$
 $= (0.25pF \times 1.0V \times 1K) / 100ns$
 $= 2.5mA$

DRAM Technology Trend


- ***High Density Approach***
- ***High Speed Approach***
- ***Low Power Approach***

Memory Technology Innovation

Historic 3 Momentum Words for Memory: Density, Speed, Power

High Bit Density (~1.0Gb/cm²)

- Advanced Process Technology:
- 2-D & 3-D cell approaches
- Stacking chip/package solutions




High Speed (t_{RC}= 20~60ns, I/O=200~1000MHz)

- Improved latency with array partitioning
- High BW with new small swing I/O interface schemes


Low Power (2.5~1.8V, Standby<0.2mW, Active <1.4W)

- Voltage reduction with device scaling
- Low standby power circuit schemes

DRAM Bit Density Increase Trend (1)




Trend of DRAM Cell Structure




DRAM Technology Trend (2)

High Speed Aspect (Latency)


- Array-Partitioning (& Multi-Stage) Methods



tRC : Random Cycle Time




Trend of Memory Data Transfer Rate




Achievement Ways

- Advanced process Technology
- High speed logic
- New I/O schemes
 - DDR, QDR, ODR
 - Sim. Bidirectional
- Robust signaling
- Small channel skew
- Tight pin parasitic


System Signaling Trend (Skew, 3D)



Large CLK-DQ Skew




Small CLK-DQ Skew
with strobe scheme



"Zero" CLK-DQ Skew
with synchronization


2-D Data Transfer

- **SBT** (Single-Bit data Transfer)
SDR => DDR => QDR => ODR



3-D Data Transfer

- **MBT** (Multi-Bit Transfer: PAM)
- **SBDT** (Sim. Bi-Directional)
2bit case



Reduction of Power Consumption

Power Consumption Reduction Ways

- **Use of Advanced Process Technology**
 - Shrinkage: 0.72x ~0.84x/Year
- **Adoption of Lower Operating Voltage**
 - 3.3V => 2.5V => 1.8V => 1.5V => 1.2V => 1.0V
 - Sensitivity: ~85mA/0.5V (RDRAM)
- **Use of Several Power-Efficient Circuit Techniques**
 - Low power DLL and optimized clock tree
 - Shared circuit/logic scheme
 - Small swing I/O scheme
 - GTL (Open-Drain) type: Reduced loading
 - Power-Efficient logic:
 - CPTL: complementary pass transistor logic
 - DSCVSL: differ. split level cascode voltage switch logic
 - Adiabatic circuit techniques

Operating Voltage Migration Trend

Lower Voltage for Low Power Consumption

- Max. power consumption for HSDRAM (< ~1.0W)
- Low standby current (<100uA)
- Reliability: Hot-carrier stress & max. oxide field

DRAM


Year	2002	2004	2006	2008	2010
DR	~0.13um	~0.10um	~0.08um	~0.07um	~0.055um
Density	256M	512M~1Gb	1~2Gb	2~4Gb	4~8Gb
Voltage (Intro.)	~2.5V	~1.8V	1.5~1.35V	1.2~1.35V	1.0~0.9V

Logic (CPU+ASIC)

Year	2002	2004	2006	2008	2010
DR (L)	~0.13um	~0.09um	~0.07um	~0.06um	~0.045um
Voltage	1.2~1.5V	0.9~1.2V	0.7~1.0V	0.6~0.9V	0.5~0.6V




Challenges for High Performance DRAM

Memory System Overview & Challenges




	Chip	Package	Channel
Goals	High speed, Low latency Low power, High density	Low Parasitic High Thermal dissipation	High Bandwidth Low power Good signal integrity
Challenges	High speed circuits (DLL, I/O buffer) Low voltage design, Low jitter/skew PVT variation, Tester calibration	RLC Parasitics Reliability	Skew reduction PCB channel design Impedance matching
Solutions	PVT insensitive design Multi-array partitioning & Multi-stage I/O architecture Adaptive I/O, On chip-calibration Advanced Technology (<0.1 μm)	μ -BGA WL BGA FC BGA MOST	Low swing & High speed signaling: SSTL, RSL, HSTL P2P communication

Design Methodology: Process Variations



Vth mismatching of Paired PMOS Transistor



Statistical Analysis


- Monte Carlo Simulation
- Sensitivity Analysis

CAD Tool Development

- Statistical parameter generation
- OPC Technique

High Speed Approach-Package

Pin Parasitic Modeling and Optimization



- Pin Parasitics:


- RLC affects signal loss, input signal ringing, voltage & timing margins, impedance, & propagation delay

Parasitic Items	SDRAM (100~150MHz)	DDR (200~400MHz)	RDRAM (800~1000MHz)	HSDRAM (2~4GHz)
	CLK~DQ	CLK~DQ	CLK~DQ	CLK~DQ
R_{in} ()	14~17	14~19	8~9	4~7
L_{in} (nH)	3~4.5	2.4~4.0	1.0~2.5	1.0~2.0
C_{in} (pF)	3.7~5.6	2.9~4.4	~2.2	~1.5
C_{in} (pF)	1.9	1.5	< 0.06	< 0.04

I/O Interface Schemes




Requirements for Future High Speed Interface:

- High Speed Data Transfer Rate: >200Mbps
- Good Signal Integrity
- Small swing scheme: 2.0V - 1.0V
- Low Power Consumption: Low V_{DDQ} from 3.3V -to-1.8V






I/O Interface Schemes-2




High Speed I/O Interface Implementation for Good Signal Integrity



100MHz



300MHz




500MHz

Package: Technology Trend

Future Trend: High Density & High Speed


- **High Density** (Large memory size/volume) & **SIP**
 - Vertical stacking: PKG Stack, DDP
 - Horizontal placing: MCP
- **High Speed** (Small dimension & low parasitic)
 - Chip scale package: BGA, FBGA
 - Low parasitic package: u-BGA, WLCSP



System Trend: Reduction of Skew & Pin-Counts

Present


Future



- Loading Difference
- Large No. of pins


Conclusions

Future Memory Performance Projection



DRAM will continuously evolved to realize high performance GigaHz memory systems with improved existing technologies (for density, speed, and power) and application-specific memories to closely meet the customers' demand.

Emerging Memory for Year of 2005+



Conclusions

*In the future, more evolutionary and/or revolutionary technical approaches will actively take place to overcome several challenging issues in **high performance memory** operations.*


*For successful integration of high performance memory systems, aspects of **off-chip** as well as **on-chip** technologies such as the **package** and **module** issues must be addressed to achieve the requirements for low parasitics, good signal integrity, and high bandwidth with small form factor.*

*Many **technical approaches** can be employed for the realization of **diversified high performance memories for total solutions**:*

- *High density approaches*
- *High speed I/O interface schemes*
- *Low power consumption ways*
- *New material memory development*



Homework (DRAM Design)

1.  NMOS Transistor Gate (a) $V_G=2.5V$, V_{out} maximum
 (b) $V_G=4.5V$ 가 , voltage .

Parameters:

$V_{TO} (= 1V @ V_{BB}=0V)$, $2F_f=0.8V$, g (body effect) $= 0.7 V^{1/2}$
 $V_{BB}=-1V$, $V_T = V_{TO} + g \left(\sqrt{|V_{BS}| + 2\Phi_f} - \sqrt{2\Phi_f} \right)$

2. 1 Gbit (x1) Cell Array DRAM
 (a) Row(X), Column(Y) Address $X, (Y)$ address pin ?
 (b) , Cell leakage current가 1pA/cell , Sense Amplifier offset voltage
 (threshold voltage =0.1V) Cell Refresh

가 : $V_{cc}=2.5V$, C_s (Cell cap.) = 20fF, C_b (bit line cap.) = 180fF
 1/2 V_{cc} Bitline sensing scheme, Q (charge) = $C \times V = I \times t$

3. Conventional N-MOS type Negative voltage generator .
 V_{BB} 가 level ?
 가 : NMOS $V_{th} = 0.7V$ (Body Effect)

